Abstract. This paper analyzes the characteristics of physical layer signals, communication protocols, and the timing of PROFIBUS-DP, at last proposed a kind key technologies diagnosis scheme of PROFIBUS-DP, which based on FPGA. The scheme requires only a few peripheral circuits and use of the FPGA logic synthesis external signal, can be completed in two-way isolation of the physical layer status of DP, data flow direction, baud rate detection and other functions, which can be applied to diagnosis failure of PROFIBUS-DP.
Introduction

PROFIBUS (Process Field Bus) is a standard for field bus communication in automation
technology. The success of PROFIBUS is equally due to its advanced technology and the successful activities of the organization, which was founded to represent the interests of manufacturers and users [1] . But PROFIBUS-DP field failure issues become major problems to engineers. 2005~2007 CPO organization more than a dozen city of PROFIBUS interactive technology exchange meeting, about 80% of the problem is PROFIBUS faults.
PROFIBUS field failures produce by a lot of reasons, but the bus signal state and the bus waveform distortion would be caused by communication failure conflict, which is the most basic reasons. In this paper, analyzes the characteristics of physical layer signals, communication protocols, and the timing of PROFIBUS-DP, at last proposed a kind key technologies diagnosis scheme of PROFIBUS-DP, which based on FPGA. The scheme requires only a few peripheral circuits and use of the FPGA logic synthesis external signal, can be completed in two-way isolation of the physical layer status of DP, data flow direction, baud rate detection and other functions, which can be applied to diagnosis failure of PROFIBUS-DP.
PROFIBUS-DP
PROFIBUS-DP uses the ISO/OSI model, Layer 1(Physical Layer, PHY), Layer 2 (Data Link Layer, FDL) and Layer 7 (Application Layer). The Physical Layer is specified the standard EIA RS-485, and the traffic rate is from 9.6kbps to 12Mbps. Each bus segment can connect up to 32 stations [2, 3] .
PROFIBUS-DP specified the frame structure and the bus timing to ensure the frame can be correct transmitted on the bus, and defined some parameters to ensure the interval transmitted time, delay time, and the maximum allowable waiting time. The main parameters were shown as follows [6] .
• • T QUI : During this Quiet Time T QUI transmission and receipt of frames shall be disabled. This shall also be taken into account when using self-controlled repeaters, whose switching time shall be taken into consideration: T QUI <min T SDR ; • Idle: the last bit of the received frame to the next frame start bit bus idle time, the response time of a request frame from the station Minimum: min T SDR = 11t BIT ; The frame for transmission are the following types, including: fixed-length data fields without frame (SDl), variable frame data field length (SD2), there fixed length data field frame (SD3), the token frame (SD4), Short Acknowledgement frame (SC) [4] :
• SD1 = 0x10 Send/Request Frame of fixed Length with no Data.
• SD2 = 0x68 a variable number of data octets the length shall also be transmitted in the frame.
• SD3 = 0xA2 Send/Request Frame of fixed Length with no Data.
• SD4 = 0xDC Token Frame and Send/Request Frame of fixed Length with Data including Address Extension.
Analysis and Design
As shown in Fig.1 is the diagnosis scheme of PROFIBUS-DP based on FPGA. Receiving and transmitting front signal of PROFIBUS-DP, which with two-way isolation transceiver. Signal analysis circuit Q is responsible for processing the original A and B data line signal, which includes a level threshold, bus communication start and end frame detection. FPGA is responsible for the logic signal analysis and processing, forwarded to the bus transceiver control and channel data bus communication baud rate, bus collision detection function. 
State machine
FPGA is mainly responsible for the bus baud rate detection. There are three kinds of working conditions: S0 waiting to receive state; S1 frame identification status; S2 end identifiable state. As shown in Fig.2 .
• S0: After power-on reset, bus transceiver of each channel are set to receive state, monitoring start bit of frame at the same time.
• S1: At some point detect start bit of frame in any channel, the other channels transceiver are set to transmit state, and forwards the received frame from DP. At the same time with the right baud rate identifiable frame type identification until success.
• S2: Frame type identification is successful, with the right baudrate communications.
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Logic signal analysis RS485 uses a differential balanced line over twisted pair. Bus transceiver uses a differential signal negative logic, which will be defined as the line A, another line is defined as B. Signal is the signal received by the PROFIBUS interface is the result of a voltage differential (differential) between the A-line and B-line [7] .
When the A and B data line state is Quiescent of PROFIBUS-DP as shown in Fig.3 
Baud rate detection
PROFIBUS-DP bus protocol specified when using the RS-485 communication using UART encoding format. Each frame consists of a number of frame characters, the UART characters. The UART character (UC) is a start-stop character for asynchronous transmission and is structured as shown in Fig.4 . Each UART character consists of 11 bits: a start bit (ST) which is always binary "0", 8 information bits (I) which may be binary "0" or binary "1", an even parity bit (P) which is binary "0" or binary "1" and a stop bit (SP) which is always binary "1" [8] . When Q is responsible for real-time detection circuit monitors the bus A and B data line voltage state, when the bus is stationary monitoring circuit to monitor the bus into the transmission state and the port in the receiving state, namely a frame start bit bus.
FPGA to the starting position when the monitor, you can use the baud rate (PROFIBUS-DP supports baud rates of 10) for packet type match, when successfully identified SD1, SD2, SD3, SD4, when the packet type, mean wave special rate matching is successful, the message can be resolved in accordance with the baud rate to determine the state of the packet, the packet contents diagnostic analysis performed. Otherwise, according to the order from low to high (vice versa), with the baud rate to communicate that so-called "exhaustive". If the stipulated time or retry is not matching the correct message frame, then use the next baud rate, until a successful match. Fig.5 shows the correct recognition SD2 = 0x68.
PROFIBUS-DP specified the bus idle time t SDR minimum is 11bits which between the last stop bit transmitted over and start bit of next a response message. Taking into account the communication baud rate may up to 12M, so the time is 0.92us. Therefore, to avoid the bus error, it must be finish the sending and receiving status change of bus transceiver within 0.92us. As the table 1 shown, the delay time of slave station corresponding to different bus rates. The Fig.6 shown, when the Q is a rising Advanced Materials Research Vols. 971-973edge of any channel, the RXD is high level and duration of less than 11bits, the bus is change into the idle state, the channel transceiver receives message is over. Fig.5 Baud rate matches Fig.6 The stop bit of PROFIBUS-DP
Summary
This paper aim at the field failures of PROFIBUS-DP, analyzes the characteristics of physical layer signals, communication protocols, and the timing of PROFIBUS-DP, at last proposed a kind key technologies diagnosis scheme of PROFIBUS-DP, which based on FPGA. The scheme requires only a few peripheral circuits and use of the FPGA logic synthesis external signal, can be completed in two-way isolation of the physical layer status of DP, data flow direction, baud rate detection and other functions, which can be applied to diagnosis failure of PROFIBUS-DP.
